# Lanthanum silicate gate dielectric stacks with subnanometer equivalent oxide thickness utilizing an interfacial silica consumption reaction

Daniel J. Lichtenwalner,<sup>a)</sup> Jesse S. Jur, and Angus I. Kingon Department of Materials Science and Engineering, North Carolina State University, Raleigh, North Carolina 27695-7919

Melody P. Agustin, Yan Yang, and Susanne Stemmer Materials Department, University of California Santa Barbara, California 93106-5050

Lyudmila V. Goncharova, Torgny Gustafsson, and Eric Garfunkel Department of Physics and Astronomy and Department of Chemistry, Rutgers University, Piscataway, New Jersey 08854-8087

(Received 13 April 2005; accepted 6 June 2005; published online 26 July 2005)

A silicate reaction between lanthana and silica layers has been utilized to eliminate interfacial silica in metal-insulator-semiconductor devices and to obtain devices with very low equivalent oxide thickness (EOT). This provides a simple process route to interface elimination, while producing a silicate dielectric with a higher temperature stability of the amorphous phase. The La<sub>2</sub>O<sub>3</sub> layers in this study are deposited by reactive evaporation on (001) Si covered by a  $\sim 0.8-1.0$ -nm-thick SiO<sub>2</sub> chemical oxide, and are capped in situ with a Ta gate, followed by a reaction anneal, which lowers the EOT from greater than 1.5 nm for the as-deposited bilayer stack to as low as 0.5 nm. Electron energy-loss spectroscopy and medium-energy ion scattering are used to show that a temperature of 400 °C is sufficient for the formation of the silicate gate dielectric. Gate leakage currents as low as  $0.06 \text{ A/cm}^2$  are obtained for stacks having an EOT of 0.63 nm, orders of magnitude below that of SiO<sub>2</sub> having the same EOT value. Electrical breakdown is observed at applied fields above 16 MV/cm. © 2005 American Institute of Physics. [DOI: 10.1063/1.1988967]

## **I. INTRODUCTION**

In the effort to scale metal-oxide-semiconductor fieldeffect transistor (MOSFET) devices to achieve a higher device density, it is apparent that the use of silica  $(SiO_2)$  and  $SiO_rN_y$  gate dielectrics will soon reach their practical limit. According to ITRS projections<sup>1</sup> within a few years MOS-FETs will require a gate dielectric thickness of less than 1 nm, at which point gate leakage currents from tunneling through the thin  $SiO_xN_y$  layer would be unacceptably high.<sup>2–4</sup> Therefore, higher dielectric constant (high- $\kappa$ ) materials are being investigated to replace SiO<sub>2</sub>, which can be made physically thicker (hence potentially lower leakage) compared with the equivalent SiO<sub>2</sub> thickness [equivalent oxide thickness (EOT)] needed to achieve that capacitance density. Several candidate materials are currently being investigated. A sufficiently high dielectric constant ( $\kappa$ ), large bandgap  $(E_{o})$  and band offsets relative to the conduction and valence bands of silicon, thermodynamic stability in contact with silicon, and retention of the amorphous phase at high temperatures are some of the key requirements to be met.<sup>3,5-7</sup> Lanthanum oxide and lanthanum silicate dielectrics are among the candidate high- $\kappa$  dielectrics as they meet many of these requirements. Bulk properties for lanthana include  $\kappa$ ~25-30 and  $E_g$  ~5.5 eV (band offset of 2.3 eV).<sup>7</sup> Lanthanum silicate has a lower dielectric constant, but a higher temperature stability of the amorphous phase.<sup>3,8</sup>

One of the greatest difficulties involved in the attempt to

fabricate metal-insulator-semiconductor (MIS) devices with an EOT of less than 1 nm is the formation of an interfacial silica layer between the silicon and high- $\kappa$  dielectric. These silica layers form either accidentally due to the presence of excess oxygen during deposition or are required as a nucleation layer for certain deposition processes such as atomic layer deposition. For example, to minimize interfacial SiO<sub>2</sub> growth and achieve and EOT value below 1 nm for Hf-based dielectrics, processing steps such as codepositing hafnium and silicon without oxygen and annealing in a nitrogen-rich atmosphere to obtain an oxynitride dielectric are utilized.<sup>9</sup> In contrast with the Hf-based dielectrics, rare-earth-based oxides (such as lanthana) have a large driving force to react with silica to form silicates.<sup>10</sup> It has previously been shown that a lanthana dielectric will react with an underlying silica layer to form a silicate,<sup>11–14</sup> and that lanthanum silicate is less reactive than lanthana with substrate silicon, and atmospheric gases such as  $O_2$  and  $H_2O$ .<sup>14–16</sup> Although it has been observed that the deposition of La directly on Si, with post oxidation to form La<sub>2</sub>O<sub>3</sub>, results in very nonuniform films;<sup>16</sup> an EOT as low as 0.50 nm has been reported for a La<sub>2</sub>O<sub>3</sub> gate dielectric with an Al gate,<sup>15</sup> while an EOT of 0.75 nm has been reported for lanthanum silicate using a gold gate.<sup>16</sup> Silicate films are believed to be more stable with respect to reaction with silicon and ambient air, but their inherently lower dielectric constants have made it difficult to achieve EOT values as low as those reported for their pure metaloxide counterparts.

<sup>a)</sup>Electronic mail: djlichte@ncsu.edu

The elimination of interface SiO<sub>2</sub> for high- $\kappa$  oxide dielectrics on silicon has been studied by a number of research

0021-8979/2005/98(2)/024314/6/\$22.50

98, 024314-1

groups, and has been achieved using different approaches for different oxide systems. For example, lanthanum aluminate has been deposited on Si at 100 °C with no interface SiO<sub>2</sub> by starting with a clean (001) Si surface by thermally desorbing native SiO<sub>2</sub>.<sup>17</sup> HfO<sub>2</sub> has been deposited on Si without interfacial SiO<sub>2</sub> by a decomposition reaction of the native SiO<sub>2</sub> during growth at elevated temperatures.<sup>18</sup> Other reports utilizing a silicate reaction, such as the case of  $Y_2O_3$  on silicon,<sup>19</sup> required temperatures in excess of 900 °C for the reaction to go to completion. In the present study, we show that to consume interfacial SiO<sub>2</sub> forming a lanthanum silicate (a) a temperature as low as 400 °C is sufficient and (b) this is indeed a pathway to achieve lower EOT for MIS devices.

We show below that the lanthana-silica reaction can be used as an effective way to produce gate stacks with an EOT as low 0.5 nm by designing the layer thicknesses such that the interface silica is completely consumed in the silicate reaction. In addition this reaction is found to enhance film uniformity. The elimination of the silica interface is conclusively demonstrated by high-angle annular dark-field (HAADF) imaging in scanning transmission electron microscopy (STEM) in combination with electron energy-loss spectroscopy (EELS), and by medium-energy ion-scattering (MEIS) spectroscopy. Here we focus only on lowtemperature processing of the gate stacks.

#### **II. EXPERIMENT**

Lanthana-based gate dielectrics have been deposited using reactive evaporation in an ultrahigh vacuum (UHV) molecular beam epitaxy (MBE) system designed for processing 8-in. wafers. Substrates used in this study were 6-in. *n*-type (001) Si substrates (Sb-doped, 0.02  $\Omega$  cm). All substrates were RCA-cleaned using the sequence SC1 (using a mixture of 5 H<sub>2</sub>O:1 NH<sub>4</sub>OH:1 H<sub>2</sub>O<sub>2</sub> for 5 min at 75 °C), buffed oxide etch (~5-s dip), and SC2 (using a mixture of 5 H<sub>2</sub>O:1 HCl:1 H<sub>2</sub>O<sub>2</sub> for 5 min at 75 °C). This left a thin chemical oxide on the surface, as verified by reflection highenergy electron diffraction (RHEED) showing an approximately amorphous substrate surface before growth. The thickness of the chemical oxide was about 0.8–1.0 nm.

The lanthana dielectric layer was deposited using reactive evaporation. Elemental La was thermally evaporated (in a tungsten crucible) using a high-temperature effusion cell, while oxygen gas was introduced into the chamber via a mass-flow controller. The film growth rate was  $\sim 0.2$  nm/min in an oxygen pressure of  $4 \times 10^{-7}$  Torr. Substrate rotation during growth was used to optimize uniformity, and the wafer was kept at a low temperature  $(<200 \ ^{\circ}C)$  to promote a smooth, continuous amorphous film with minimal interfacial reaction. Film thickness was measured using a calibrated quartz crystal microbalance. Due to the propensity of lanthana to form hydroxides and carbonates upon air exposure,<sup>20</sup> we capped the films in situ with e-beam-evaporated tantalum ( $\sim 60$  nm). Tantalum has several properties making it useful as a gate electrode: a high melting point, thermodynamic stability in contact with lanthana,<sup>21</sup> a suitable work function for n-type metal-oxide semiconductor (NMOS) devices  $(\sim 4.2 \text{ eV})$ ,<sup>22</sup> and relative

ease of selective etching using plasma processing.

Upon removal from the MBE system, a dc-magnetronsputtered tungsten electrode was added (on top of Ta, and on the back of the Si wafer) to aid the formation of a good electrical contact with MIS devices after post-processing treatments. To examine the conditions for complete silica consumption, post-process rapid thermal anneals (RTA) of the La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> gate dielectric stacks were performed in flowing nitrogen. Some films have undergone *in situ* reaction anneals before the Ta gate deposition, typically at 500 °C for 10 min in  $5 \times 10^{-7}$ -Torr O<sub>2</sub>, to control the O<sub>2</sub> pressure during the anneal and to eliminate the chance for reaction with the Ta gate. Contact areas were defined using standard photolithographic processing, followed by reactive ion etching (RIE) of the W/Ta gate electrode layers in a SF<sub>6</sub>/O<sub>2</sub> mixture.<sup>23</sup>

After the RIE process, some devices were subjected to forming gas anneals in a quartz tube vacuum furnace using 1% H<sub>2</sub> in N<sub>2</sub> at 400 Torr total pressure. Electrical testing of capacitance and gate leakage characteristics has been performed using HP 4192A impedance analyzer and HP 4145A semiconductor parameter analyzer probe stations. Device parameters such as the EOT and flatband voltage ( $V_{\rm fb}$ ) have been extracted from the *CV* data using the NCSU CVC modeling program.<sup>24</sup> All electrical results were obtained from either 50×50- $\mu$ m<sup>2</sup> or 71×71- $\mu$ m<sup>2</sup> square capacitor areas and measured at 1 MHz.

Transmission electron microscopy (TEM) cross-section samples were prepared by standard sample preparation techniques, with ion milling using 3.3-kV Ar ions as the final step. High-resolution TEM (HRTEM) was performed using a field-emission TEM (Tecnai F30 U-TWIN, Cs=0.52 mm) operated at 300 kV. HAADF imaging and EELS in STEM were performed using a field-emission TEM (Tecnai F20 S-TWIN) equipped with a Gatan imaging filter (GIF) and operated at 200 kV. EELS spectra were obtained using a 2-mm GIF entrance aperture and a 0.5-eV/ch dispersion to include both O K-edge (532 eV) and La M<sub>4.5</sub>-edges (at 849 and 832 eV, respectively). The probe size for EELS was estimated to be  $\sim 3.5$  Å from the resolution in the HAADF images. The energy resolution was 1.5–1.7 eV (full width at half maximum of the zero-loss peak). Each spectrum was acquired for 15 s to obtain a sufficient signal-to-noise ratio, and specimen drift was about 5 Å during this time, further reducing the spatial resolution. After appropriate background subtraction, chemical profiles were generated from spectral counts by integration over suitable energy ranges. Such profiles showed qualitative changes in the concentration of a given element along the profiled line and did not represent true relative elemental concentrations.

The MEIS experiments were performed using 130.8-keV  $H^+$  beams using a double alignment geometry in the (110) scattering plane, in which the incoming beam is aligned with the Si [100] channeling direction and the detector axis is aligned with the [ $\overline{1}11$ ] crystallographic axis. Such scattering geometries are very useful for reducing backscattered background signal from bulk Si and allow a detailed study of the otherwise weak O signal. Backscattered ion energies were analyzed with a high-energy-resolution toroidal electrostatic



FIG. 1. (a) *CV* curves showing the effect of gate stack RTA time at 400 °C in N<sub>2</sub>; the dots represent measured data and the lines modeled fits. (b) Corresponding plot of EOT (nm) and gate leakage  $J(A/cm^2)$  at  $V_{fb}$ +1V for the same devices. Dielectric reactions are evident from the changing stack EOT and J with RTA time. Capacitors are 71 × 71  $\mu$ m<sup>2</sup>, measured at 1 MHz.

ion detector  $(\Delta E/E \sim 0.1\%)$ .<sup>25,26</sup> Depth profiles of the elements were obtained from simulations of the backscattered ion energy distribution (with the assumption that film densities are known or can be extrapolated from films of known composition). Quantitative depth profiles for different species can be extracted with a resolution as high as 3 Å in the near-surface region. However, the depth resolution deteriorates for deeper layers<sup>26</sup> due to the statistical nature of the ion-solid interaction. The samples analyzed by MEIS were reacted to form a silicate in the MBE growth chamber at 500 °C for 10 min in  $5 \times 10^{-7}$ -Torr O<sub>2</sub> without any metal gate capping to enhance the resolution of the dielectric layer. Thus, these films have been exposed to air for a number of days before the MEIS measurement. The film thickness and composition are obtained by fitting the measured MEIS spectra to theoretical simulations.

#### **III. RESULTS AND DISCUSSION**

#### A. Examination of the La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> reaction

MIS devices employing lanthana/silica bilayers show a clear reduction in EOT after being subjected to RTA treatments of varying times, as is evident from the *CV* curves of Fig. 1(a). During RTAs in N<sub>2</sub> at 400 °C for times up to 40 s, the EOT of W/Ta/1.1-nm La<sub>2</sub>O<sub>3</sub>/ $\sim$ 0.8–1.0-nm SiO<sub>2</sub>/Si MIS devices decreases from 1.57 nm for the as-deposited stack to a minimum of 0.69 nm after 20 s. In Fig. 1(b) the



FIG. 2. TEM cross sections showing (a) as-deposited  $Ta/La_2O_3/SiO_2/Si$  gate stack and after reaction anneal of gate stacks at 400 °C in  $N_2$  for (b) 10, (c) 20, and (d) 40 s. The amorphous dielectric thickness is indicated in each image.

EOT and gate leakage (J) at 1.0 V above the flatband voltage  $(V_{\rm fb}+1 \text{ V})$  are plotted as a function of the RTA time. Note that the minimum EOT correlates with the minimum leakage after roughly a 20-s anneal time for these stacks. Longer anneals (40 s or more) result in undesirable increases in the EOT and leakage current density. The fact that the EOT reduces to 0.69 nm for a gate stack with initially ~0.8–1.0 nm of SiO<sub>2</sub> implies that the silica layer has changed as a result of the RTA treatment.

Identical dielectric stacks (pieces from the same wafer, but without the W contact layers) were analyzed by HRTEM and STEM (EELS and HAADF). Figure 2 shows HRTEM images of (a) the as-fabricated gate stack and gate stacks after 400 °C RTA treatments in N<sub>2</sub> for times of (b) 10, (c) 20, and (d) 40 s. The reduction of the total amorphous dielectric physical thickness from 2.5 nm for the as-deposited stack to 1.6 nm after the 20-s RTA indicates that annealing results in film densification, and all measured thickness changes are in general agreement with the measured EOT values shown in Fig. 1. The change in gate dielectric thickness due to the RTA treatment (for up to 20-s times) could be due to both (1) reaction processes resulting in a high-density product phase and (2) a densification of the low-density La2O3 deposited at ambient temperature.<sup>27</sup> Thinning of the amorphous layer would also occur if the  $SiO_2$  at the interface decomposed by reduction to Si (giving up oxygen to the deposited dielectric or the gas phase). This mechanism has been observed for some dielectrics deposited on  $SiO_2$  at higher temperatures,<sup>19</sup> and cannot be excluded as a possibility based on the HRTEM



images alone, but is not expected.<sup>12</sup> The thickness increase observed after the 40-s RTA indicates that an additional reaction process occurs, to be discussed later. Comparing the measured physical thickness of the gate dielectric and the electrically measured EOT, a dielectric constant of ~10 is obtained. This indicates a silica-rich reaction product (having more silica than the La<sub>2</sub>Si<sub>2</sub>O<sub>7</sub> diorthosilicate composition), applying a simple mixing rule for the silicate dielectric constant from the lanthana ( $\kappa \sim 28$ ) and silica ( $\kappa = 3.9$ ) components. Alternatively, the relatively low dielectric constant may also be explained with a graded silicate composition, with some lower-k, silica-rich material connected in series with a lanthana-rich dielectric.

To obtain compositional information of the dielectric layer, EELS in STEM as well as MEIS have been utilized. The La peak intensity obtained from EELS line profiles of microprobe spots across the dielectric thickness for the asdeposited gate stack and for the gate stack after 20- and 40-s RTAs at 400 °C in N<sub>2</sub> are shown in Figs. 3(a)-3(c). Figures 3(a)-3(c) also include the corresponding HAADF images on the left side. The intensity of the La EELS peak increases with distance away from the HAADF image (to the right), and the stack thickness scale is shown on the right with the silicon surface taken as the zero position. The difference between the dielectric thickness values obtained by HRTEM (Fig. 2) and HAADF can be explained as instrument effects and/or sample preparation effects.<sup>28</sup> Regions of intermediate brightness in the HAADF image correspond to the amorphous dielectric. The dielectric layer and Ta gate appear brighter than the Si substrate due to atomic number sensitivity of these images. An interfacial SiO<sub>2</sub> layer would be visible as a dark layer at the substrate interface and is visible in the as-deposited sample shown in Fig. 3(a) and the sample annealed for 10 s (not shown). In contrast, no such layer is visible in Figs. 3(b) and 3(c), indicating elimination of the interfacial SiO<sub>2</sub> after the 20-s RTA at 400 °C. EELS shows that La is detected immediately adjacent to the Si interface for the 20- and 40-s annealed stack, albeit with some gradient for the 20-s RTA case. In contrast with the as-deposited and 20-s annealed stacks, a slight drop in La concentration is observed near the Ta interface after a 40-s anneal, indicating possible intermixing/reaction between the La-silicate layer and Ta, or roughening of this interface. Ta is predicted to be stable in contact with La<sub>2</sub>O<sub>3</sub>. However, Ta is not stable in contact with SiO<sub>2</sub>,<sup>29</sup> thus it may not be stable in contact with the silicate. The stability of Ta in contact with a La-silicate will thus require further study.

FIG. 3. HAADF images and corresponding La M4, 5-edge intensity (counts increasing to the right) measured from background-subtracted EELS spectra, with position indicated as distance away from the Si interface (taken as zero). The figures show gate stacks (a) as-deposited, (b) after a 20-s RTA, and (c) after a 40-s RTA in N<sub>2</sub>.

Additional compositional profiling was obtained using MEIS. Analysis of a similar (but not W or Ta capped) SiO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> bilayer, after an *in situ* reaction anneal at 500 °C for 10 min in  $5 \times 10^{-7}$ -Torr O<sub>2</sub>, is shown in Fig. 4. An MEIS spectra can be fitted with a dielectric layer consisting of a 1.2-nm (La<sub>2</sub>O<sub>3</sub>)(4 SiO<sub>2</sub>) film.<sup>30</sup> No interfacial SiO<sub>2</sub> is observed within the spatial resolution and detection limit of the technique as can be seen from a comparison of the La and O peak areas. This applies even though these films have been exposed to air for a couple of days. In agreement with the electrically measured EOT and HRTEM images that indicate a relatively low dielectric constant ( $\sim 10$ ), the composition obtained by MEIS is silica-rich and thus consistent with this dielectric constant. The thickness observed by MEIS is less than that obtained by HRTEM, probably due to differences in film density values for the MEIS simulation and the actual film.

# B. Utilizing this silicate reaction to minimize the EOT of MIS devices

The annealing study of the bilayer lanthana/silica gate stacks and the results in Figs. 1–4 demonstrate the effects of the silicate reaction on the electrical properties and on the potential to use this reaction to eliminate interfacial silica and obtain subnanometer EOT MIS devices. Due to the degradation of the electrical properties after a 40-s RTA, and the



FIG. 4. MEIS (130.8-keV H<sup>+</sup>) spectrum of a La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si stack after an *in situ* reaction anneal at 500 °C for 10 min in  $5 \times 10^{-7}$ -Torr O<sub>2</sub>. A MEIS simulation (solid line) fit to the data indicates a single silicate layer of 12A (La<sub>2</sub>O<sub>3</sub>)(4 SiO<sub>2</sub>) and no detectable SiO<sub>2</sub> at the interface.



FIG. 5. (a) *CV* curves and (b) *I*–*V* gate leakage of *in situ* reaction annealed MOS devices having EOT values of 0.49 and 0.63 nm, and corresponding leakage at  $V_{\rm fb}$ +1V of 5×10<sup>0</sup> and 6×10<sup>-2</sup> A/cm<sup>2</sup>, respectively. The dots represent the measured data, while the lines in (a) are fits using the CVC model. Capacitor size is 50×50  $\mu$ m<sup>2</sup>, using a 1-MHz measurement frequency.

EELS observation that Ta may interact with the silicate layer, we have varied the annealing processes in an attempt to further minimize EOT. By in situ processing of the dielectric bilayer before depositing Ta, better stability of the gate stack during processing and lower EOT and lower leakage currents are obtained. For example, La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> bilayers deposited using the same deposition conditions but in situ annealed at 600 °C for 10 min (~30 °C/min ramp rates) in  $5 \times 10^{-7}$ Torr  $O_2$  with subsequent in situ Ta gate deposition show lower EOT values (0.63 nm) and lower leakage  $(0.06 \text{ A/cm}^2)$  [Figs. 5(a) and 5(b)]. *I–V* curves measured at high voltages show that breakdown occurs at fields above ~16 MV/cm. Using a 500 °C in situ reaction anneal, an EOT of 0.49 nm was obtained for a Ta-gated MIS device, also shown in the curves in Fig. 5. Although leakage values are highest for these thin devices [leakage at  $(V_{\rm fb}+1 \text{ V})=5$  $\times 10^{0}$  A/cm<sup>2</sup>] and they are very sensitive to further post processing, such a low EOT value is promising.

Thus, a lower EOT can be obtained by annealing without the presence of the Ta gate metal, and the EOT remains low after a longer anneal time (10 min as opposed to 40 s). This would indicate that, during RTAs with the blanket (unetched) Ta gate metal covering the unreacted dielectric bilayer, the Ta is interacting with the dielectric during heating and/or that  $O_2$  in the  $N_2$  RTA ambient or dissolved oxygen in the Ta gate provides an oxygen source (since the amorphous dielectric thickness increases). Recently it has been concluded that dis-



FIG. 6. Effects of a 400 °C, 20-min forming gas anneal on a lanthanum silicate dielectric stack; the data points show positive and negative V sweeps, the line a modeled fit (EOT 0.89 nm) to the data. The flatband voltage has shifted 0.23 V closer to the expected value (a reduction in positive charge density), and the "hump" related to the interface traps has been reduced. Capacitors are  $50 \times 50 \ \mu m^2$ , measured at 1 MHz.

solved oxygen in W can result in interface  $SiO_2$  growth of up to 2.0 nm;<sup>31</sup> thus a similar effect may be occurring for the case of W/Ta and Ta gates as used here.

A 400-Torr forming gas anneal (FGA) of 400 °C for 20 min can effectively lower interface trap density and bulk charge, as shown in Fig. 6. The FGA reduces the hump in the CV curve attributed to interface traps,<sup>32</sup> reduces hysteresis in the CV curves, and shifts  $V_{\rm fb}$  closer to the ideal value for these MIS devices with Ta gates. However, for many samples we examined, a higher-temperature FGA anneal was not effective in eliminating the "hump" due to interface traps, and the flatband shift due to positive fixed charge was significant. Further study is ongoing in the area of interface films and the conditions required to minimize and passivate them. A simulation model which allows us to determine defect energy distributions, and trapping/detrapping time constants, is currently being evaluated.<sup>33</sup>

#### **IV. SUMMARY**

Interface SiO<sub>2</sub> can be consumed by a reaction with lanthanum oxide to form a silicate. We show that (a) a temperature as low as 400 °C is sufficient to consume an interfacial SiO<sub>2</sub> layer of 0.8–1.0-nm thickness, and (b) that this reaction is a viable pathway to achieve EOTs below 1.0 nm for MIS devices. Lanthana-based gate stacks with EOT values as low as 0.5 nm have been fabricated utilizing this approach. Within the limits of high-resolution STEM/EELS analysis, and MEIS, we show that the interface silica can be completely eliminated through proper choice of time and temperature processing conditions, producing a silicate dielectric. Devices with an EOT of 0.63 nm have leakage currents of 0.06 A/cm<sup>2</sup>, breakdown fields above 16 MV/cm, and an effective dielectric constant ~10.

The lowest EOT values are achieved by an *in situ* reaction anneal before depositing an *in situ* Ta gate. This indicates that issues such as oxygen pressure control and reaction with the gate metal are important issues to be dealt with when considering gate stack stability. Our ongoing research includes studying the high-temperature stability of these gate stacks and minimizing the density of interface state traps. These questions must both be resolved for this dielectric to satisfy current MOSFET process requirements.

### ACKNOWLEDGMENTS

This work is sponsored by the SRC/Sematech FEP Center, Task ID 616.026. Fruitful discussions and assistance from Dr. J.-P. Maria are also appreciated. One of the authors (M.P.A.) gratefully acknowledges the FEI Company (at FEI headquarters) for the use of the field-emission TEM for the EELS studies presented here.

- <sup>1</sup>The International Technology Roadmap for Semiconductors (ITRS) 2003 edition, http://public.itrs.net.
- <sup>2</sup>S.-H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, IEEE Electron Device Lett. **18**, 209 (1997).

<sup>3</sup>A. I. Kingon, J.-P. Maria, and S. K. Streiffer, Nature (London) **406**, 1032 (2000).

- <sup>4</sup>E. W. A. Young, S. Mantl, and P. B. Griffin, in *Nanoelectronics and Information Technology*, edited by R. Waser (Wiley-VCH, Weinheim, 2003), p. 369.
- <sup>5</sup>G. Wilk, R. M. Wallace, and J. M. Anthony, J. Appl. Phys. **89**, 5243 (2001).
- <sup>6</sup>D. G. Schlom and J. H. Haeni, MRS Bull. **27**, 198 (2002).
- <sup>7</sup>J. Robertson, MRS Bull. **27**, 217 (2002).
- <sup>8</sup>X. Wu, D. Landheer, T. Quance, M. J. Graham, and G. A. Botton, Appl. Surf. Sci. **200**, 15 (2002).
- <sup>9</sup>M. S. Akbar et al., Appl. Phys. Lett. 82, 1757 (2003).
- <sup>10</sup>S. Stemmer, J. Vac. Sci. Technol. B **22**, 791 (2004).
- <sup>11</sup>J.-P. Maria, D. Wicaksana, A. I. Kingon, B. Busch, H. Schulte, E. Garfunkel, and T. Gustafsson, J. Appl. Phys. **90**, 3476 (2001).
- <sup>12</sup>S. Stemmer, J.-P. Maria, and A. I. Kingon, Appl. Phys. Lett. **79**, 102 (2001).
- <sup>13</sup>A. I. Kingon, J.-P. Maria, D. Wicaksana, C. Hoffman, and S. Stemmer, International Workshop on Gate Insulators (IWGI), 1–2 November 2001 (unpublished), pp. 36–41.

- <sup>14</sup>M. Copel, E. Cartier, and F. M. Ross, Appl. Phys. Lett. **78**, 1607 (2001).
  <sup>15</sup>Y. H. Wu, M. Y. Yang, A. Chin, W. J. Chen, and C. M. Kwei, IEEE Electron Device Lett. **21**, 341 (2000).
- <sup>16</sup>H. Watanabe, N. Ikarashi, and F. Ito, Appl. Phys. Lett. 83, 3546 (2003).
- <sup>17</sup>L. F. Edge et al., Appl. Phys. Lett. **84**, 4629 (2004).
- <sup>18</sup>M. Copel and M. C. Reuter, Appl. Phys. Lett. **83**, 3398 (2003).
- <sup>19</sup>M. Copel, Appl. Phys. Lett. **82**, 1580 (2003).
- <sup>20</sup>T. Gougousi and G. N. Parsons, J. Appl. Phys. **95**, 1391 (2004).
- <sup>21</sup>I. Barin, *Thermochemical Data of Pure Substances*, 3rd ed. (Verlag GmbH, Weinheim, 1995).
- <sup>22</sup>J. Pan *et al.*, IEEE Electron Device Lett. **24**, 304 (2003).
- <sup>23</sup>S. Han, Ph.D. thesis, North Carolina State University, 2003.
- <sup>24</sup>J. Hauser, CVC program V5.0, NCSU Software, Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, 2000; see also J. R. Hauser and K. Ahmed, *Characterization and Metrol*ogy for ULSI Technology, AIP Conf. Proc. No. 449 (AIP, Woodbury, NY, 1998), p. 235.
- <sup>25</sup>R. M. Tromp, M. Copel, M. C. Reuter, M. Horn von Hoegen, J. Speidell, and R. Koudijs, Rev. Sci. Instrum. 62, 2679 (1991).
- <sup>26</sup>W. H. Schulte, B. W. Busch, E. Garfunkel, T. Gustafsson, G. Schiwietz, and P. L. Grande, Nucl. Instrum. Methods Phys. Res. B **1883**, 16 (2001).
- $^{27}\text{The}$  (calibrated) measured quartz crystal thickness of 1.1 nm assumes the bulk density, whereas the TEM-measured thickness of  $\sim 1.5$ -nm La<sub>2</sub>O<sub>3</sub> for the as-fabricated film (subtracting the starting  $\sim 1$ -nm SiO<sub>2</sub>) does not take density into account and is consistent with a low-density film with the same total mass.
- <sup>28</sup>A. C. Diebold, B. Foran, C. Kisielowski, D. A. Muller, S. J. Pennycook, E. Principe, and S. Stemmer, Microsc. Microanal. 9, 1 (2003).
- <sup>29</sup>Z. Q. Chen, V. Misra, R. P. Haggerty, and S. Stemmer, Phys. Status Solidi B 241, 2253 (2004).
- <sup>30</sup>The silicate's silicon composition is inferred from the relative La and O peak areas from the MEIS spectrum and the expected oxidation states of each element. The Si composition determined from the simulation represents an upper limit, because any lanthanum hydroxide formation would lead to a higher-than-expected oxygen peak height, thus requiring more Si to fit the expected oxidation states (since H cannot be detected under these experimental conditions, hydroxide formation is uncertain).
- <sup>31</sup>E. J. Preisler, S. Guha, M. Copel, N. A. Bojarczuk, M. C. Reuter, and E. Gusev, Appl. Phys. Lett. 85, 6230 (2004).
- <sup>32</sup>J. L. Autran, D. Munteanu, and M. Houssa, in *High-K Gate Dielectrics*, edited by M. Houssa (Institute of Physics, Bristol, 2004), p. 265.
  <sup>33</sup>N. Inoue (private communication).